This paper presents a new cascaded asymmetrical single phase multilevel converter with less number of power semiconductor switches and isolated DC sources. Therefore the number of power electronic devices, converter losses, size, and cost are reduced. The proposed multilevel converter topology consists of two H Bridges connected in cascaded. One H bridge operates at high frequency (High frequency Inverter) and is capable of developing two level output and the other H bridge operates at fundamental frequency (Low frequency inverter) and capable of developing multilevel output. Addition of each power electronic switch to the low frequency inverter increases the number of levels by four. The paper also introduces a hybrid switching algorithm which uses very simple arithmetic and logical operations. The simplified hybrid switching algorithm is generalized for any number of levels. The proposed simplified switching algorithm is developed using a TMS320F2812 DSP board. The operation and performance of the proposed multilevel converters are verified by simulation using MATLAB/SIMULINK and experimental results.
I. INTRODUCTION
In recent years, the demand for green energy is drivingtowards a huge distribution of electric generators driven bysolar, wind, fuel cell, hydro, and other renewable energysources. This tendency will extend all through the subsequentyears because the power produced by renewable sources islikely to satisfy 30% and 60% of the comprehensive needs in2020 and 2050, respectively.
An important consequence of this circumstance is to replacethe present electric power system which consists of a lownumber of very high power ac generators, to a scattered one,which has extremely huge number of small to medium powerac and dc generators supplied by renewable energy sourcesconnected to the grid through power electronic converters.
This new development introduces various political, financial,and technical challenges because it alters the way in which the electrical energy resources (generation, transmissionand distribution) are designed and controlled. In the technicalperspective, the use of power electronic converters create newissues, including increased complexity, increased power losses,electromagnetic interferences (EMIs) and reduced power quality,thus reducing the overall efficiency and stability.
Hence, numerous researchers put their efforts in proposingnew inverter configurations or in altering the existingones, to improve the quality of the power available at theinverter terminals. Among various inverter topologies, pulsewidth modulated (PWM) multilevel inverters (MLIs) are morepopular [1] . In the beginning period, they were used mainlyin high-voltage high-power applications as the applied voltageis distributed among a number of cascaded power devices,thus overcoming their voltage limits [2] - [7] . As their outputvoltage is staircase in nature, they are better than two-levelPWM inverters in terms of total harmonic distortion (THD), without the use of hefty, costly and dissipative passive filters.Therefore, in recent times, MLIs have been recommended inthe field of renewable energies, including photovoltaic (PV)and Fuel cell (FC) generators [8] - [10] .
There are three fundamental MLI configurations: neutralpoint-clamped, flying-capacitor MLIs, and cascaded H-bridgeMLI (CHB-MLI). The neutral point clamped and flying capacitorMLIs require only one DC source to develop multileveloutput where as CHB-MLI requires more than one isolatedDC source. The CHB-MLI cannot be used when a single dcsource is available, but this drawback becomes a very attractivefeature in the case of PV or FC systems, because solar cellsor Fuel cell stacks can be assembled in a number of separategenerators.
A significant problem in multilevel converter design isthe complexity of their control and of their pulse widthmodulator. Many authors proposed diverse solutions (e.g., [11] - [35] ).Generally if the number of output voltage levels isincreased, then the number of power electronic devices andthe number of isolated DC sources are also increased. Thismakes a CHB inverter further complex.
In the case of converters for PV and FC generators, anotherimportant issue is the achievement of the maximum powerpoint tracking (MPPT). DC-DC converters are mandatory foreach isolated DC source in PV or FC applications. Theseconverters adjust the variable or low quality output voltage ofPV or FC stacks. In addition power output of PV and FC stackshas to be maximized as it depends on the ecological factors.So in order to track the maximum power point of photo voltaicstring or fuel cell stacks additional voltage and current sensorsare obligatory for each DC-DC converter. These additionalsensors further increase the system complexity.
In this paper, a multilevel inverter with minimum number of power electronic switching devices is proposed which is a modified version of the multilevel inverter using series/parallel conversion of DC sources (MLISPC) developed in [15] . In the proposed multilevel inverter, an auxiliary circuit comprising of four diodes and a switch is introduced instead of series/parallel switches of the inverter found in MLISPC. However, only two isolated voltage sources are needed to output the same number of voltage levels compared to conventional CHB inverters and MLISPC.
The number of switching devices used and the harmonics of the output voltage waveform for the proposed inverter are reduced as well when compared to the conventional methods. The proposed multilevel inverter topology can be extended for the application of grid connected photo voltaic systems, hybrid electric vehicles, etc. Furthermore, theoretical analysis, numerical simulations and experimental results are also presented to demonstrate the validity of the proposed cascaded asymmetrical single phase multilevel converter.
Section II describes the circuit topology of the proposed multilevel inverter. In Section III, the generalized PWM modulation technique of the proposed inverter is explained. In Section IV, converter losses are discussed. Sections V and VI, validate the simulation and experimental results.
II. CIRCUIT TOPOLOGY
The Fig. 1 [17] . As shown in Fig. 1 , in the lower H bridge, an auxiliary circuit comprising of four diodes and a switch is placed between two DC sources.
Using this proposed circuit configuration, the lower H bridge inverter outputs V low = 2n+1 levels, while the upper H bridge outputs V up = v dc0 . The proposed inverter outputs 4n + 3 levels by V low + V up or V low -V up . Here, n is the number of Capacitor sources in the Lower H bridge inverter. Fig. 2 shows the lower H bridge inverter with two capacitor sources, which outputs five levels. The switching states of the five level inverter (lower H bridge) are shown in the Since the main application of the proposed inverter is fed from Photovoltaic (PV) array or Fuel cell (FC) stacks, DC-DC boost converters are required to boost the low output voltage of the PV panels or FC stacks. Hence here two boost converters are used one for the upper H bridge inverter and another for the lower H bridge inverter. For the lower inverter a Multi output Boost (MOB) DC-DC converter is used which is proposed in [36] . One of the most interesting applications of this MOBDC-DC converter is the boosting and regulating the low and variable output voltage of renewable energy for the DC link of grid connected systems, based on multilevel inverters [2] .Hence the MOB DC-DC converter serves for two purposes they are 1. For boosting low output voltage of PV array or FC stacks to desired value. 2. Balancing of DC link capacitors.
The proposed inverter fed from multi output DC-DC converter is shown in 
III.GENERALIZED PWM MODULATION TECHNIQUE This section determines the switching function to get output of eleven levels in the proposed inverter. The same procedure can be extended to derive the switching function of N level inverter. A hybrid PWM modulation technique is used to generate the PWM switching signals [19] . 
Equation (3) is a simple zero crossing detector, while (4) gives the expected output of the lower H bridge inverter (V low ) and (5) is the mathematical representation of the upper H bridge inverter reference waveform. The output of equations (4) and (5) for 11 level inverter is shown in Fig. 4 (b) and Fig. 4(c) . The above equations can be used for higher inverter levels by simply changing the value of A. For example, A = 7 for 15, A = 9 for 19 levels, A = 11 for 23 levels to mention a few. In order to generate switching patterns for the lower inverter, the first step is to generate the reference waveform for the lower inverter
Circuit proposed in the [36] Proposed Cascaded MLI 
The next step is to split the above reference wave into many signals of R y 
The main switches of the lower inverter are switched as per the equations given below Step 4. From the above equation, it is very easy to derive the switching pulses for all the auxiliary switches of the N level inverter. The first and last column of the above matrix is responsible for developing switching patterns for first and last auxiliary switches and the equations for AS 1 and AS n are
Where ⊕ denotes XOR operation. Similarly, the 2 nd Column from the first and 2
nd Column from the last of permutation matrix P 1 are responsible for developing switching patterns ofAS 2 and AS (n-1) and the equations are ( )
The above procedure can be repeated to generate switching patterns for any pair of auxiliary switches based on the following cases. CASE I (If P 1 contains odd number of columns): Some times as in the case of 19 level inverter, when = 4, the number of R signals available will be four (i.e.) R 1 ; R 2 ; R 3 and R 4 .Number of auxiliary switches in 19 level inverter will be three. As per the algorithm, the permutation P1 will be
The first and last columns of the above P1 will be responsible for constructing switching patterns for AS 1 and AS 3 , but for developing switching pattern for AS 2 only the center column of the permutation P1 should be used. Switching pattern for AS 2 can be developed as ( )
The possibility of CASE I is also valid for N = 11, 19, 27, 35, 43.... CASE II (If P 1 contains even number of columns): As in 23level inverter, when X = 5, the number of R signals available will be five (i.e.) R 1 , R 2 , R 3 , R 4 and R 5 where as the number of auxiliary switches in 23 Level inverter will be four. As per the algorithm, permutation P1 will be
The first and last columns of the above P 1 will be responsible for constructing switching patterns for AS 1 and AS 4 and2nd and 3rd columns are used for developing switching pattern for AS 2 and AS 3 . Columns 2nd and 3rd have only three unique R signals (i.e.) R 2 , R 3 and R 4 to develop switching patterns for AS2 and AS3
( ) (10)- (13) and auxiliary switchAS 1 is switched as per the proposed algorithm above as shown in Fig. 3 . The proposed generalized algorithm is very simple since it makes use of simple logical operations.
IV. CONVERTER LOSSES
The average switching power loss P sloss in the switch caused during the transition of switch is given by, 
Where t c(on) and t c(off) are the turn on and turn off cross over intervals, respectively; V DS is the voltage across the switch and I dc is the current which flows through the switch. For more clarity, the proposed topology with 15 levels is compared with the familiar and similar topologies. For simplification, the proposed topology and the well-known inverter topologies are assumed to be operated at the same turn-on and turn-off crossover intervals and at the same I dc . Then, the average switching power loss P sloss is proportional to V DS and f s.
The number of primary devices required for generating15 levels in the proposed inverter is 10 and the voltage across these switches is V DC for upper H bridge switches(4 numbers), 6V DC for lower H bridge switches (4 numbers)and 4V DC for auxiliary switches (2 numbers). The upper H bridge inverter switches at high frequency f s , the lower H bridge inverter switches at fundamental frequency fm and the auxiliary devices switch twice at the fundamental frequency (2fm). Therefore, the switching losses of the proposed inverter can be written as, 
Similarly, the number of primary devices required for generating15 levels in MLISPC inverter is 14 and the voltage across these switches is V DC for upper H bridge switches (4numbers), 6V DC for lower H bridge switches (4 numbers) and 2V DC for series/parallel switches (6 numbers). The upper H bridge inverter switches at high frequency f s , the lower H bridge inverter switches at fundamental frequency fm and the series/parallel switches, switch twice at the fundamental frequency (2f m ). Therefore, the switching losses of the proposed inverter can be obtained as, Since f s >> f m and from equations (27)- (32), it is evident that among the various familiar topologies, the proposed topology has minimum switching losses when compared to other topologies. Since in the proposed inverter, at any point of time, the number of switches in conduction is only 4 (2 from the upper inverter and 2 from the lower inverter), therefore conduction losses P closs of the proposed inverter is,
Where R ON is the internal resistance of the switching device and I is the current flowing in the devices. Whereas, in the case of MLISPC topology, the number of conducting devices increases as the number of levels increase, this in turn, generally increases the conduction losses. The same is true for any well-known topologies. Hence, the conduction losses are less in the case of proposed topology when compared to MLISPC, Conventional symmetrical CHB and asymmetrical CHB inverters.
V. SIMULATION RESULTS
To validate the proposed inverter topology, simulation is carried out for the proposed inverter in Matlab/Simulink. The algorithm discussed in Section III is implemented in the simulation up to 43 levels and the same can be extended to any required level. The conditions set for simulation and experiment are same. Table 3 gives the simulation parameters for 11, 15 and 43 level inverters. The upper inverter is operated at high switching rate that is equivalent to the carrier frequency (i.e. 10 kHz), while the lower inverter is operated at low frequency (nearly equal to the fundamental frequency i.e. 50Hz). Fig. 6 shows the simulation results for the load voltage of 11 level inverter together with the upper and lower inverter voltages for the modulation index of M a = 1.Whenthe modulation index is reduced from 1, the number of voltage levels at the load also decreases. Fig. 7 shows the output across the load and upper and lower inverter for the modulation index M a = 0.8 (i.e. when the value of A = 4). From Fig. 6 and Fig.7 it is observed that when the modulation index is reduced from 1 to 0.8, the output voltage across the load has only nine levels. Any reduction in the modulation index further will reduce the number of voltage levels at the load end. For example when M a = 0.6 i.e. A = 3, the number of levels obtained at the load voltage is seven and when A = 2 i.e. M a = 0.4, voltage level at the load becomes five and so on. Fig. 8 shows the resultant waveforms of a 15 level inverter along with upper and lower inverter waveforms for the modulation index of Ma= 1 (i.e. A = 7) .Any decrease in the value of A further leads to reduce the output voltage level. For example, when A =5, it generates an 11 level output as shown in Fig. 6 . Fig. 9 shows the simulation results of a 43 level inverter along with upper and lower inverters, in which the load voltage is very close to sinusoidal. Table 4 gives the details of total harmonic distortion at the load voltage and current for various output voltage levels Table 3 . Fig . 12 shows the hardware results of a 15 level inverter with and without filter. The values of LC filter used in the hardware prototype are similar to that of the simulation environment. A very similar study like simulation is done in the hardware prototype also for various modulation indices. Fig. 13 shows the experimental results of 15 level inverter when the modulation index is reduced to 0.7 (i.e. when A = 5), which leads to get 11 level output at the load terminals. Table 4 , THD values obtained from the simulation and the results obtained from the hardware prototype match well for a 7 level inverter without filter. In order to study the performance of the proposed inverter, inductive load is varied over a wide range. Fig 16 and 17 show the load voltage and current waveforms of the proposed9inverter for various power factors. It is evident from the load profile waveforms that the proposed inverter is capable of supplying power to highly inductive load also. In order to validate the proposed multilevel inverter fed from multi output DC-DC boost converter, a step change in the reference values of the lower DC link capacitors were given at 0.5 secs (i.e. from 50 Volts to 100 Volts). Similarly a step change in the upper boost converter is given at 0.5 secs (i.e. from 25 Volts to 50 Volts) in order to maintain the ratio between the lower and upper inverter DC link voltages as two. Step response in Capacitor voltages of lower inverter along with load voltageobtained from the simulation and the results obtained from thehardware prototype match well for a 7 level inverter withoutfilter. 
VII. CONCLUSION
Multilevel Inverters offer enhanced output waveforms with minimum THD. This paper has presents a novel single phase multilevel inverter with reduced switching devices and isolated DC sources. Simulations are carried out in MATLAB/Simulink and implemented in real time using DSP board. A generalized switching algorithm which can be used for any number of levels is also presented. The performance of the suggested novel multilevel inverter is investigated in detail. The modulation waveform and the harmonic analysis are also presented for various values of modulation indices. By properly adjusting the modulation index, the required number of levels of the inverter output voltage can be achieved. The simulation and experimental results match perfectly with each other. This proposed inverter system offers the advantage of reduced switching devices and isolated DC sources when compared to the conventional CHB and MLISCP for the same number of output levels. Also, high frequency switching devices are operated at low voltage and low frequency devices are operated at high voltage. Thus it can be concluded that the proposed novel multilevel inverter can be used for medium and high power applications.
